Technical Implementation of Dual Mode Fault Tolerance

Haryono Haryono, Jazi Eko Istiyanto, Agus Harjoko, Agfianto Putra


Field Programmable Gate Array (FPGA) is susceptible from hazardous radiation that leads to be in error state. In order to avoid that condition, we apply a fault tolerance technique. Most of the fault tolerances today are only using one mode, mean the fault tolerance that is applied will run all of the time without any changing its design. It is neglect about the condition, when the hazard radiation will occur more frequently or not. As researches have shown that in the orbit, the radiation hazard, which is happening frequently in the South Atlantic Anomaly (SAA). Therefore, in this project creates a new methodology in implementation of fault tolerance by using dual mode, when radiation is happened frequent we apply more robust fault tolerance, if not frequent we apply by simple fault tolerance. A robust fault tolerance will use more resources and simple fault tolerance will use less resources. Configuration in FPGA is done by Dynamic Partial Reconfiguration (DPR) means the transition from robust to simple fault tolerance or vice versa is done while the system is running. In this paper will talk about the technical implementation of dual mode fault tolerance, by presenting systematically order and important aspect to get success in implementing the design. The paper shows a result that dual mode fault tolerance can be configured in FPGA successfully


FPGA; Fault Tolerance; Dynamic Partial Reconfiguration

Full Text:



Schrimpf, R. D., Fleetwood, D. M., 2004, Radiation Effects and Soft Errors in Integrated Circuits and Electronic Devices, 34, World Scientific Publishing Wspc, Toh Tuck Link Singapore. CrossRef

Kastil, J., Straka, M., Kotasek, Z., 2012, Methodology for Increasing Reliability of FPGA Design via Partial Reconfiguration, The First Workshop on Manufacturable and Dependable Multicore Architectures at Nanoscale (MEDIAN'12), Annecy.

Maral, G., Bousquet, M., 2004, Satellite Communications System, Thomson Press, New Delhi.

Poivey, C., Barth, J.L., LaBel, K.A., Gee, G., Safren, H., 2003, In-flight observations of long-term single-event effect (SEE) performance on Orbview-2 solid state recorders (SSR), Radiation Effects Data Workshop, 2003. IEEE, 21-25 July 2003.

Straka, M., Kotasek, Z., Winter, J., 2008, Digital Systems Architectures Based on On-line Checkers, Digital System Design Architectures, Methods and Tools, 2008. DSD '08. 11th EUROMICRO Conference, Parma.

Straka, M., Kastil, J., Kotasek, Z., 2010, Modern fault tolerant architectures based on partial dynamic reconfiguration in FPGAs, Design and Diagnostics of Electronic Circuits and Systems (DDECS), 2010 IEEE 13th International Symposium, Vienna.

Bentoutou, Y., 2011, Performance Comparison of Real Time EDAC Systems for Applications On-Board Small Satellites, World Academy Of Science, Engineering and Technology, 131, 66, 709 – 711

Bentoutou, Y., 2011, A Real Time EDAC System for Applications On Board Earth Observation Small Satellites, IEEE Transactions on Aerospace and Electronic Systems, 3, 53, 1022 – 1027.

Shinghal, D. dan Chandra, D., 2011, Design and Analysis of a Fault Tolerant Microprocessor Based on Triple Modular, International Journal of Advances in Engineering & Technology, 1, 1, 21-27.

Savani, V.G., Mecwan, A.I., Gajjar, N.P., 2011, Dynamic Partial Reconfiguration of FPGA for SEU Mitigation and Area Efficiency, International Journal of Advancements in Technology, 2, 2, 285-291.

Wikipedia, Hamming code, [23 January 2014] VIEW ITEM

Ian Elliott, 2002, Advanced Electronic Design Automation, Northumbria University,pp. 15-16[23 January 2014] VIEW ITEM

Xilinx, 2013, Partial Reconfiguration of a Processor Tutorial,[1 January 2014] VIEW ITEM

Xilinx, 2012, Adding Custom IP to an Embedded System Using AXI,[1 January 2014] VIEW ITEM



  • There are currently no refbacks.

Creative Commons License
This work is licensed under a Creative Commons Attribution 3.0 License.